

# Specifications

DVB-S2 DUAL NIM

## FTS-4335 Series

Date : 2017. 03. 17.

Revision F2



#1501, Halla sigma Valley, 442-2 Sangdaewon-dong,  
Jungwon-gu, Sunnam City, Gyeonggi-do, Korea, 462-807

Tel. 0755-26504227

Fax. 0755-26505315

**Description** : The open DVB-S2 standard for advanced modulation [8PSK modulation With LDPC/BCH Forward Error Correction], as well as legacy DVB and DSS specification.

### 1. General Specifications of RF Tuner (STV6120)

1-1	Receiving Frequency Range	250~ 2150MHz								
1-2	RF Input Impedance	75Ω								
1-3	Channel Selection System	Built in PLL ( I <sup>2</sup> C Bus : Link IC)								
1-4	RF input Connector	F Type ( Female )								
1-5	PLL Step Size	Depending on PLL Setting								
1-6	Operating Voltage	LNB Power : (TYP) +3.3VT : 3.3V DC (± 5%) AGC Voltage : 0.5V ~ 2.5V DC								
1-7	Current Consumption in Tuner Part	<table><tr><td><div></div></td><td>MIN</td><td>TYP</td><td>MAX</td></tr><tr><td>+3.3VT</td><td></td><td>420mA</td><td>590mA</td></tr></table>	<div></div>	MIN	TYP	MAX	+3.3VT		420mA	590mA
<div></div>	MIN	TYP	MAX							
+3.3VT		420mA	590mA							
1-8	Temperature	Operating: 0℃ to 70℃ Storage: -40℃ to 125℃								
1-9	Humidity	Operating: less than 85% Storage: less than 90%								

### 2. Environmental Specifications of RF Tuner (STV6120)

Optimal Test Condition :

1. Supply Voltage : 3.3V  $\pm$  0.3V DC
2. Ambient Temperature: 25℃  $\pm$  5 %
3. Ambient Humidity: 65%  $\pm$  10%

No	Item	Specification				Condition
		Min	Typ	Max	Unit	
2-1	Input Level	-65		-25	dBm	
2-2	RF Input VSWR		2	3	dB	
2-3	Noise Figure		10	12	dB	250 ~ 750MHz
			11.0	13.5	dB	950 ~ 2150MHz
2-4	IP3	+7.5	+10.5		dBm	
2-5	IP2	+25	+28		dBm	
2-6	Local Oscillation Signal leakage at RF Input Terminal			-70	dBm	950 ~ 2150 MHz
2-7	Gain Variation		1		dB	250 ~ 2150 MHz
			4		dB	950 ~ 2150 MHz
2-8	Isolation		60		dB	
2-9	Phase Noise 10KHz Offset Freq 100KHz 1MHz		-87 -97 -110		dBc/Hz	

### 3. Programming

#### 3.1 I2C Bus Protocol ( STV6120)

The following call address has been allocated to the STV6120.

#### STV6120 I<sup>2</sup>C address


A6	A5	A4	A3	A2	A1	A0	RW
1	1	0	0	0	A1	A0	0: Write 1: Read

#### Addresses selected by pin AS


DC level on pin AS	A1	A0
GND_DIG	0	0
Open-circuit (not connected)	1	1

The current I2C address is fixed at 0xC0, that is, each A1,A0 bit is set to 0, 0

#### I<sup>2</sup>C write access



#### I<sup>2</sup>C read access



### 3.2 Register Map ( STV6120)

Name	Addr	Reset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CTRL1	0x00	0x77	K[4:0]					RDIV	OSHAPE	MCLKDIV
CTRL2	0x01	0x33	DCLOOP OFF_1	SDOFF_1	SYN_1	REFOUT SEL_1	BBGAIN_1[3:0]			
CTRL3	0x02	0xCE	N_1[7:0]							
CTRL4	0x03	0x54	F_1[6:0]							N_1[8]
CTRL5	0x04	0x55	F_1[14:7]							
CTRL6	0x05	0x0D	Reserved	ICP_1[2:0]			Reserved	F_1[17:15]		
CTRL7	0x06	0x32	RCCLK OFF_1	PDIV_1[1:0]		CF_1[4:0]				
CTRL8	0x07	0x44	TCAL[1:0]		CALTIME_1	CFHF_1[4:0]				
STAT1	0x08	0x09	Reserved for test; set to 0				Reserved	CALVCO STRT_1	CALRC STRT_1	LOCK_1
CTRL9	0x09	0xF9	Reserved				RFSEL_2[1:0]		RFSEL_1[1:0]	
CTRL10	0x0A	0xBF	ID[1:0]		LNADON	LNACON	LNABON	LNAON	PATHON_2	PATHON_1
CTRL11	0x0B	0x33	DCLOOP OFF_2	SDOFF_2	SYN_2	REFOUT SEL_2	BBGAIN_2[3:0]			
CTRL12	0x0C	0xCE	N_2[7:0]							
CTRL13	0x0D	0x54	F_2[6:0]							N_2[8]
CTRL14	0x0E	0x55	F_2[14:7]							
CTRL15	0x0F	0x0D	Reserved	ICP_2[2:0]			Reserved	F_2[17:15]		
CTRL16	0x10	0x32	RCCLK OFF_2	PDIV_2[1:0]		CF_2[4:0]				
CTRL17	0x11	0x44	Reserved		CALTIME_2	CFHF_2[4:0]				
STAT2	0x12	0x09	Reserved		Reserved for test; set to 0		Reserved	CALVCO STRT_2	CALRC STRT_2	LOCK_2
CTRL18	0x13	0xCE	Reserved for test; set to 0							
CTRL19	0x14	0x0D	Reserved for test; set to 0							
CTRL20	0x15	0x4C	VCOAMP_1[1:0]		Reserved for test; set to 0x4C					
CTRL21	0x16	0xCE	Reserved for test; set to 0							
CTRL22	0x17	0x0D	Reserved for test; set to 0							
CTRL23	0x18	0x4C	VCOAMP_2[1:0]		Reserved for test; set to 0x4C					

### 3.3 Register Description (STV6120)

#### CTRL2

#### Circuit configuration and BB gain setting (path1)

7	6	5	4	3	2	1	0
DCLOOP off_1	SDoff_1	Syn_1	REFOUT sel_1	BBGAIN_1[3:0]			

**Address:** 0x01

**Type:** RW

**Reset:** 0x33

**Description:** 7 DCLOOPoff\_1: selects the DC offset compensation loop (path 1):  
 0: compensation enabled (default) 1: compensation disabled  
 6 SDoff\_1: This bit set the operating level (path1).  
 5 Syn\_1: This bit set the operating level (path 1).

Operating modes path1	SYN_1	SDoff_1	PATHon_1	Synthesizer	Mixer + LPF + baseband gain	Mode
	0	1	0	Off	Off	Power down path 1
	1	0	1	On	On	Power on path 1

4 REFOUTsel\_1: sets the DC voltage on pins IP\_1, IN\_1, QP\_1, QN\_1:  
 0: VCC / 2 1: 1.25 V (default)

3:0 BBGAIN\_1[3:0]: sets the baseband amplifier gain (path 1)  
 When the amplifier is on the gain is increased as follows:  
 0x0: 0 dB 0x1: 2 dB 0x2: 4 dB 0x3: 6 dB (default) 0x4: 8 dB  
 0x5: 10 dB 0x6: 12 dB 0x7: 14 dB 0x8: 16 dB 0x9-0xF: not used.

#### CTRL7

#### Post divider ratio and low pass filter (path 1)

7	6	5	4	3	2	1	0
RCclkoff_1	PDIV_1[1:0]		CF_1[4:0]				

**Address:** 0x06

**Type:** RW

**Reset:** 0x32

**Description:** 4:0 CF\_1[4:0]: sets the low pass filter cut off frequency

0x00: 5 MHz	0x01: 6 MHz	0x02: 7 MHz	0x03: 8 MHz
0x04: 9 MHz	0x05: 10 MHz	0x06: 11 MHz	0x07: 12 MHz
0x08: 13 MHz	0x09: 14 MHz	0x0A: 15 MHz	0x0B: 16 MHz
0x0C: 17MHz	0x0D: 18 MHz	0x0E: 19 MHz	0x0F: 20 MHz
0x10: 21MHz	0x11: 22 MHz	0x12: 23 MHz	0x13: 24 MHz
0x14: 25 MHz	0x15: 26 MHz	0x16: 27 MHz	0x17: 28 MHz
0x18: 29 MHz	0x19: 30 MHz	0x1A: 31 MHz	0x1B: 32 MHz
0x1C: 33 MHz	0x1D: 34MHz	0x1E: 35 MHz	0x1F: 36 MHz

**CTRL9**
**RF input selection**

7	6	5	4	3	2	1	0
Reserved				RFsel_2[1:0][		RFsel_1[1:0]	

**Address:** 0x09

**Type:** RW

**Reset:** 0xF9

**Description:** 7:4 Reserved: Not used

3:2 RFsel\_2[1:0]: This bit sets the selected RF input for path 2

00: RFAin selected

10: RFCin selected (default)

01: RFBin selected

11: RFDin selected

1:0 RFsel\_1[1:0]: This bit sets the selected RF input for path 2

00: RFAin selected

10: RFCin selected

01: RFBin selected (default)

11: RFDin selected

**CTRL10**
**Operating mode**

7	6	5	4	3	2	1	0
Reserved		LNADon	LNACon	LNABon	LNAAon	PATHon_2	PATHon_1

**Address:** 0x0A

**Type:** RW

**Reset:** 0x7F

**Description:** A test setup register

7:6 Reserved: not used

5 LNADon: set on the LNA of RFDin input

0: LNA off

1: LNA on

4 LNACon: set on the LNA of RFDin input

0: LNA off

1: LNA on

3 LNABon: set on the LNA of RFDin input

0: LNA off

1: LNA on

2 LNAAon: set on the LNA of RFDin input

0: LNA off

1: LNA on

1 PATHon\_2: set on the path 2

0: PATH 2 off

1: PATH 2 on

0 PATHon\_1: set on the path 1

0: PATH 1 off

1: PATH 1 on

### CTRL11

### Circuit configuration and BB gain setting (path 2)

7	6	5	4	3	2	1	0
DCLOOP off_2	SDoff_2	Syn_2	REFOUT sel_2	BBGAIN_2[3:0]			

**Address:** 0x0B

**Type:** RW

**Reset:** 0x33

**Description:** 7 DCLOOPoff\_2: selects the DC offset compensation loop (path 2):  
 0: compensation enabled (default) 1: compensation disabled  
 6 SDoff\_2: This bit set the operating level (path 2).  
 5 Syn\_2: This bit set the operating level (path 2).

Operating modes path2	SYN_2	SDoff_2	PATHon_2	Synthesizer	Mixer + LPF + baseband gain	Mode
	0	1	0	Off	Off	Power down path 2
	1	0	1	On	On	Power on path 2

4 REFOUTsel\_2: sets the DC voltage on pins IP\_2, IN\_2, QP\_2, QN\_2:  
 0: VCC / 2 1: 1.25 V (default)

3:0 BBGAIN\_2[3:0]: sets the baseband amplifier gain (path 2)  
 When the amplifier is on the gain is increased as follows:  
 0x0: 0 dB 0x1: 2 dB 0x2: 4 dB 0x3: 6 dB (default) 0x4: 8 dB  
 0x5: 10 dB 0x6: 12 dB 0x7: 14 dB 0x8: 16 dB 0x9-0xF: not used.

### CTRL16

### Post divider ratio and low pass filter (path 2)

7	6	5	4	3	2	1	0
RCclkoff_2	PDIV_2[1:0]		CF_2[4:0]				

**Address:** 0x10

**Type:** RW

**Reset:** 0x32

**Description:** 4:0 CF\_2[4:0]: sets the low pass filter cut off frequency

0x00: 5 MHz	0x01: 6 MHz	0x02: 7 MHz	0x03: 8 MHz
0x04: 9 MHz	0x05: 10 MHz	0x06: 11 MHz	0x07: 12 MHz
0x08: 13 MHz	0x09: 14 MHz	0x0A: 15 MHz	0x0B: 16 MHz
0x0C: 17MHz	0x0D: 18 MHz	0x0E: 19 MHz	0x0F: 20 MHz
0x10: 21MHz	0x11: 22 MHz	0x12: 23 MHz	0x13: 24 MHz
0x14: 25 MHz	0x15: 26 MHz	0x16: 27 MHz	0x17: 28 MHz
0x18: 29 MHz	0x19: 30 MHz	0x1A: 31 MHz	0x1B: 32 MHz
0x1C: 33 MHz	0x1D: 34MHz	0x1E: 35 MHz	0x1F: 36 MHz

### 4. General Specifications of the FEC IC.

-> STV0910 – Advanced(ACM, 16APSK, 32APSK support)


4-1	Temperature	- Operating: -40°C to 70°C - Storage: -40°C to 125°C
4-2	Humidity	- Operating: less than 85% - Storage: less than 90%

No	Item	Specification																		
4-3	Symbol Rate	1. DVB-S2 (Maximum) - QPSK -> LDPC: 135Msps / Single : 67.5Msps / Dual : 47Msps - 8PSK -> LDPC : 67.5Msps / Single : 67.5Msps / Dual : 45Msps 2. DVB-S (Maximum) : 1MSps to (hard limit) 67.5MSps																		
4-4	Code Rate	1. DVB-S QPSK : 1/2, 2/3, 3/4, 5/6, 6/7, 7/8 2. DVB-S2 - QPSK : 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, 9/10 - 8PSK : 3/5, 2/3, 3/4, 5/6, 8/9, 9/10 -16APSK : 2/3, 3/4, 4/5, 5/6, 8/9, 9/10 -32APSK : 3/4, 4/5, 5/6, 8/9, 9/10																		
4-5	Automatic acquisition: ±10 acquisition range																			
4-6	I2C bus interface																			
4-7	Link IC	STV0910A (ST)																		
4-8	Data Output	Parallel or Serial Possible																		
4-9	Recommended Operating Voltage	<table><tr><th>Symbol</th><th>Parameter</th><th>Min</th><th>Typ</th><th>Max</th><th>Unit</th></tr><tr><td>3.3VD</td><td>Supply Voltage</td><td>2.97</td><td>3.3</td><td>3.63</td><td>V</td></tr><tr><td>1.1VD</td><td>Supply Voltage</td><td>1.00</td><td>1.10</td><td>1.21</td><td>V</td></tr></table>	Symbol	Parameter	Min	Typ	Max	Unit	3.3VD	Supply Voltage	2.97	3.3	3.63	V	1.1VD	Supply Voltage	1.00	1.10	1.21	V
Symbol	Parameter	Min	Typ	Max	Unit															
3.3VD	Supply Voltage	2.97	3.3	3.63	V															
1.1VD	Supply Voltage	1.00	1.10	1.21	V															
4-10	Current Consumption	1. DVB-S and DTV Legacy - 3.3VD: 30 mA(Typ.), 40 mA(Max.) - 1.1VD: 145 mA(Typ.), 205mA(Max.)-> 2 Port DVB-S Active 2. DVB-S2 - 3.3VD: 30 mA(Typ.), 40 mA(Max.) - 1.1VD: 315 mA(Typ.), 400 mA(Max.)-> 2 Port DVB-S Active																		
4-11	I2C Chip Address	<b>AS1 / AS0 pin: 0 / 0 -&gt; 0xD0,</b> AS1 / AS0 pin : 0 / 1 -> 0xD2 AS1 / AS0 pin: 1 / 0 -> 0xD4, AS1 / AS0 pin : 1 / 1 -> 0xD6																		


### 5. I2C Bus Specifications

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$f_{scl}$	SCL clock frequency	Normal mode	0		400	kHz
$t_{buf}$	Bus free time between a stop and start condition		1.3			$\mu s$
$t_{hd, sta}$	Hold time (repeated) start condition. After this period, the first clock pulse is generated.		0.6			$\mu s$
$t_{low}$ $t_{high}$	Low period of the SCL clock High period of the SCL clock		1.3 0.6			$\mu s$ $\mu s$
$t_r$	Rise time for SDA and SCL signals	Fast mode			300	ns
$t_f$	Fall time for SDA and SCL signals	Fast mode			300	ns
$t_{su, sta}$	Setup time for a repeated start condition		0.6			$\mu s$
$t_{su, sto}$	Setup time for stop condition		0.6			$\mu s$
$t_{su, dat}$	Data setup time		100			ns
$t_{sp}$	Pulse width of spikes to be suppressed by input filter	Fast mode	0		50	ns

### I<sup>2</sup>C bus timing diagram




### 6. Block Diagram



### 7. Pin Description


Pin No.	Pin Name	Description
1	LNB_A1	LNB A1 voltage supply
2	LNB_A2	LNB A2 voltage supply
3	GND	Ground
4	GND	Ground
5	3.3VT	3.3Volt supply for ZIF IC
6~13	TS1_D0~TS1_D7	MPEG data1 interface data pins
14	TS1_CLKOUT	MPEG data1 interface clock pin
15	TS1_VALID	MPEG data1 interface control pin
16	TS1_SYNC	MPEG data1 interface control pin
17	TS1_ERROR	TS1 ERROR OUT
18	AS1	Address Select pin_CS_1
19	22K_RX1	LNB 22KHz Receive Signal
20	22K_TX1	LNB 22KHz Transmit Signal
21	SDA	Serial programming interface data
22	SCL	Serial programming interface clock
23	3.3VD	3.3Volt supply for LINK IC
24	AS0	Address Select pin_CS_0
25	1.1VD	1.1Volt supply for LINK IC
26~33	TS2_D0~TS2_D7	MPEG data2 interface data pins
34	TS2_CLKOUT	MPEG data2 interface clock pin
35	TS2_VALID	MPEG data2 interface control pin
36	TS2_SYNC	MPEG data2 interface control pin
37	TS2_ERROR	TS2 ERROR OUT
38	RESET	Chip reset
39	22K_RX2	LNB 22KHz Receive Signal
40	22K_TX2	LNB 22KHz Transmit Signal

### 8. Pin Application Circuit




### 9. Outline Drawing

9-1. Vertical Chassis Type. [\[Model name : FTS-4335V\]](#)




9-2. Horizontal Chassis Type. [\[Model name : FTS-4335H\]](#)




10. PCB Mounting Drawing.

10-1. Vertical Type PCB mounting.



10-2. Horizontal Type PCB mounting





### 15. Humidity load test

- Measure the DUTs at room temperature
- Load the DUTs into chamber of the following conditions

Temperature: 40 °C

Humidity: 90%

Period: 96hrs

### 16. Ordering Information

Model Name	RF INPUT_A	RF INPUT_B	Chassis	Remark
FTS-4335V	F Female	F Female	Vertical	Option
FTS-4335H	F Female	F Female	Horizontal	Option